ZYM/RISC-V-Simulator
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

make ROB safer

Browse Source
This commit is contained in:
ZhuangYumin
2024-08-02 08:38:21 +00:00
parent 3dada7e2ba
commit 184417c0fe
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
include/csu.h
View File

@ -337,7 +337,7 @@ struct CentralScheduleUnit
// memory instruction // memory instruction
int32_t actual_remain_space = static_cast<max_size_t>(load_store_queue_emptyspace_receiver) - int32_t actual_remain_space = static_cast<max_size_t>(load_store_queue_emptyspace_receiver) -
static_cast<max_size_t>(has_instruction_issued_last_cycle); static_cast<max_size_t>(has_instruction_issued_last_cycle);
if (ROB_next_remain_space > 0 && actual_remain_space > 0) { if (ROB_next_remain_space > 4 && actual_remain_space > 0) {
// can issue // can issue
DEBUG_CERR << "csu is issuing mem instruct " << std::hex << std::setw(8) << std::setfill('0') DEBUG_CERR << "csu is issuing mem instruct " << std::hex << std::setw(8) << std::setfill('0')
<< std::uppercase << instruction << " full_ins_id= " << std::hex << std::setw(8) << std::uppercase << instruction << " full_ins_id= " << std::hex << std::setw(8)