ZYM/RISC-V-Simulator
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fix fatal bugs, ready to inspect value processing

Browse Source
This commit is contained in:
ZhuangYumin
2024-08-01 00:24:02 +00:00
parent 90bb66a182
commit d6e6498eee
11 changed files with 70 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
include/alu.h
View File

@ -23,6 +23,8 @@ struct ALU : public dark::Module<ALU_Input, ALU_Output> {
// Constructor
}
void work() {
std::cerr << "ALU: cur request_full_id=" << std::hex << std::setw(8) << std::setfill('0') << std::uppercase
<< static_cast<max_size_t>(request_full_id) << std::endl;
switch (static_cast<max_size_t>(request_full_id)) {
case 0: {
alu_status <= 0b01;
@ -39,6 +41,7 @@ struct ALU : public dark::Module<ALU_Input, ALU_Output> {
alu_status <= 0b10;
result_ROB_index <= request_ROB_index;
result <= imm;
std::cerr << "lui: imm=" << std::hex << static_cast<max_size_t>(imm) << std::endl;
completed_alu_resulting_PC <= static_cast<max_size_t>(request_PC) + 4;
return;
}