Files
RISC-V-Simulator/test/testcases/manyarguments.dump
2024-07-24 11:54:23 +00:00

391 lines
14 KiB
Plaintext

./test/test.om: file format elf32-littleriscv
Disassembly of section .rom:
00000000 <.rom>:
0: 00020137 lui sp,0x20
4: 098010ef jal ra,109c <main>
8: 0ff00513 li a0,255
c: 000306b7 lui a3,0x30
10: 00a68223 sb a0,4(a3) # 30004 <__heap_start+0x2e004>
14: ff9ff06f j c <printInt-0xff4>
Disassembly of section .text:
00001000 <printInt>:
1000: 00001737 lui a4,0x1
1004: 18072783 lw a5,384(a4) # 1180 <__bss_end>
1008: 00f54533 xor a0,a0,a5
100c: 0ad50513 addi a0,a0,173
1010: 18a72023 sw a0,384(a4)
1014: 00008067 ret
00001018 <printStr>:
1018: 00054783 lbu a5,0(a0)
101c: 02078263 beqz a5,1040 <printStr+0x28>
1020: 00001737 lui a4,0x1
1024: 18072683 lw a3,384(a4) # 1180 <__bss_end>
1028: 00d7c7b3 xor a5,a5,a3
102c: 20978793 addi a5,a5,521
1030: 18f72023 sw a5,384(a4)
1034: 00150513 addi a0,a0,1
1038: 00054783 lbu a5,0(a0)
103c: fe0794e3 bnez a5,1024 <printStr+0xc>
1040: 00008067 ret
00001044 <a>:
1044: 00b505b3 add a1,a0,a1
1048: 00c585b3 add a1,a1,a2
104c: 00d585b3 add a1,a1,a3
1050: 00e585b3 add a1,a1,a4
1054: 00f585b3 add a1,a1,a5
1058: 010585b3 add a1,a1,a6
105c: 011585b3 add a1,a1,a7
1060: 00012783 lw a5,0(sp) # 20000 <__heap_start+0x1e000>
1064: 00f587b3 add a5,a1,a5
1068: 00412583 lw a1,4(sp)
106c: 00b787b3 add a5,a5,a1
1070: 00812583 lw a1,8(sp)
1074: 00b787b3 add a5,a5,a1
1078: 00c12503 lw a0,12(sp)
107c: 00a787b3 add a5,a5,a0
1080: 01012503 lw a0,16(sp)
1084: 00a787b3 add a5,a5,a0
1088: 01412503 lw a0,20(sp)
108c: 00a787b3 add a5,a5,a0
1090: 01812503 lw a0,24(sp)
1094: 00a78533 add a0,a5,a0
1098: 00008067 ret
0000109c <main>:
109c: ff010113 addi sp,sp,-16
10a0: 00112623 sw ra,12(sp)
10a4: 07800513 li a0,120
10a8: f59ff0ef jal ra,1000 <printInt>
10ac: 0fd00593 li a1,253
10b0: 000017b7 lui a5,0x1
10b4: 1807a503 lw a0,384(a5) # 1180 <__bss_end>
10b8: 094000ef jal ra,114c <__modsi3>
10bc: 00c12083 lw ra,12(sp)
10c0: 01010113 addi sp,sp,16
10c4: 00008067 ret
000010c8 <__divsi3>:
10c8: 06054063 bltz a0,1128 <__umodsi3+0x10>
10cc: 0605c663 bltz a1,1138 <__umodsi3+0x20>
000010d0 <__udivsi3>:
10d0: 00058613 mv a2,a1
10d4: 00050593 mv a1,a0
10d8: fff00513 li a0,-1
10dc: 02060c63 beqz a2,1114 <__udivsi3+0x44>
10e0: 00100693 li a3,1
10e4: 00b67a63 bgeu a2,a1,10f8 <__udivsi3+0x28>
10e8: 00c05863 blez a2,10f8 <__udivsi3+0x28>
10ec: 00161613 slli a2,a2,0x1
10f0: 00169693 slli a3,a3,0x1
10f4: feb66ae3 bltu a2,a1,10e8 <__udivsi3+0x18>
10f8: 00000513 li a0,0
10fc: 00c5e663 bltu a1,a2,1108 <__udivsi3+0x38>
1100: 40c585b3 sub a1,a1,a2
1104: 00d56533 or a0,a0,a3
1108: 0016d693 srli a3,a3,0x1
110c: 00165613 srli a2,a2,0x1
1110: fe0696e3 bnez a3,10fc <__udivsi3+0x2c>
1114: 00008067 ret
00001118 <__umodsi3>:
1118: 00008293 mv t0,ra
111c: fb5ff0ef jal ra,10d0 <__udivsi3>
1120: 00058513 mv a0,a1
1124: 00028067 jr t0
1128: 40a00533 neg a0,a0
112c: 0005d863 bgez a1,113c <__umodsi3+0x24>
1130: 40b005b3 neg a1,a1
1134: f9dff06f j 10d0 <__udivsi3>
1138: 40b005b3 neg a1,a1
113c: 00008293 mv t0,ra
1140: f91ff0ef jal ra,10d0 <__udivsi3>
1144: 40a00533 neg a0,a0
1148: 00028067 jr t0
0000114c <__modsi3>:
114c: 00008293 mv t0,ra
1150: 0005ca63 bltz a1,1164 <__modsi3+0x18>
1154: 00054c63 bltz a0,116c <__modsi3+0x20>
1158: f79ff0ef jal ra,10d0 <__udivsi3>
115c: 00058513 mv a0,a1
1160: 00028067 jr t0
1164: 40b005b3 neg a1,a1
1168: fe0558e3 bgez a0,1158 <__modsi3+0xc>
116c: 40a00533 neg a0,a0
1170: f61ff0ef jal ra,10d0 <__udivsi3>
1174: 40b00533 neg a0,a1
1178: 00028067 jr t0
Disassembly of section .srodata:
0000117c <Mod>:
117c: 00fd addi ra,ra,31
...
Disassembly of section .sbss:
00001180 <judgeResult>:
1180: 0000 unimp
...
Disassembly of section .comment:
00000000 <.comment>:
0: 3a434347 fmsub.d ft6,ft6,ft4,ft7,rmm
4: 2820 fld fs0,80(s0)
6: 29554e47 fmsub.s ft8,fa0,fs5,ft5,rmm
a: 3820 fld fs0,112(s0)
c: 332e fld ft6,232(sp)
e: 302e fld ft0,232(sp)
...
Disassembly of section .debug_line:
00000000 <.debug_line>:
0: 0164 addi s1,sp,140
2: 0000 unimp
4: 0002 c.slli64 zero
6: 0045 c.nop 17
8: 0000 unimp
a: 0101 addi sp,sp,0
c: 000d0efb 0xd0efb
10: 0101 addi sp,sp,0
12: 0101 addi sp,sp,0
14: 0000 unimp
16: 0100 addi s0,sp,128
18: 0000 unimp
1a: 2e01 jal 32a <printInt-0xcd6>
1c: 2f2e fld ft10,200(sp)
1e: 2e2e fld ft8,200(sp)
20: 2f2e2e2f 0x2f2e2e2f
24: 2f2e fld ft10,200(sp)
26: 6972 flw fs2,28(sp)
28: 2d766373 csrrsi t1,0x2d7,12
2c: 2f636367 0x2f636367
30: 696c flw fa1,84(a0)
32: 6762 flw fa4,24(sp)
34: 632f6363 bltu t5,s2,65a <printInt-0x9a6>
38: 69666e6f jal t3,666ce <__heap_start+0x646ce>
3c: 69722f67 0x69722f67
40: 00766373 csrrsi t1,0x7,12
44: 6400 flw fs0,8(s0)
46: 7669 lui a2,0xffffa
48: 532e lw t1,232(sp)
4a: 0100 addi s0,sp,128
4c: 0000 unimp
4e: 0000 unimp
50: 0205 addi tp,tp,1
52: 10c8 addi a0,sp,100
54: 0000 unimp
56: 0100c403 lbu s0,16(ra)
5a: 04090103 lb sp,64(s2)
5e: 0100 addi s0,sp,128
60: 04090403 lb s0,64(s2)
64: 0100 addi s0,sp,128
66: 04090103 lb sp,64(s2)
6a: 0100 addi s0,sp,128
6c: 04090103 lb sp,64(s2)
70: 0100 addi s0,sp,128
72: 04090103 lb sp,64(s2)
76: 0100 addi s0,sp,128
78: 04090103 lb sp,64(s2)
7c: 0100 addi s0,sp,128
7e: 04090103 lb sp,64(s2)
82: 0100 addi s0,sp,128
84: 04090203 lb tp,64(s2)
88: 0100 addi s0,sp,128
8a: 04090103 lb sp,64(s2)
8e: 0100 addi s0,sp,128
90: 04090103 lb sp,64(s2)
94: 0100 addi s0,sp,128
96: 04090103 lb sp,64(s2)
9a: 0100 addi s0,sp,128
9c: 04090203 lb tp,64(s2)
a0: 0100 addi s0,sp,128
a2: 04090203 lb tp,64(s2)
a6: 0100 addi s0,sp,128
a8: 04090103 lb sp,64(s2)
ac: 0100 addi s0,sp,128
ae: 04090103 lb sp,64(s2)
b2: 0100 addi s0,sp,128
b4: 04090203 lb tp,64(s2)
b8: 0100 addi s0,sp,128
ba: 04090103 lb sp,64(s2)
be: 0100 addi s0,sp,128
c0: 04090103 lb sp,64(s2)
c4: 0100 addi s0,sp,128
c6: 04090203 lb tp,64(s2)
ca: 0100 addi s0,sp,128
cc: 04090503 lb a0,64(s2)
d0: 0100 addi s0,sp,128
d2: 04090103 lb sp,64(s2)
d6: 0100 addi s0,sp,128
d8: 04090103 lb sp,64(s2)
dc: 0100 addi s0,sp,128
de: 04090103 lb sp,64(s2)
e2: 0100 addi s0,sp,128
e4: 04090503 lb a0,64(s2)
e8: 0100 addi s0,sp,128
ea: 04090103 lb sp,64(s2)
ee: 0100 addi s0,sp,128
f0: 04090103 lb sp,64(s2)
f4: 0100 addi s0,sp,128
f6: 04090103 lb sp,64(s2)
fa: 0100 addi s0,sp,128
fc: 04090203 lb tp,64(s2)
100: 0100 addi s0,sp,128
102: 04090203 lb tp,64(s2)
106: 0100 addi s0,sp,128
108: 04090103 lb sp,64(s2)
10c: 0100 addi s0,sp,128
10e: 04090103 lb sp,64(s2)
112: 0100 addi s0,sp,128
114: 04090103 lb sp,64(s2)
118: 0100 addi s0,sp,128
11a: 04090403 lb s0,64(s2)
11e: 0100 addi s0,sp,128
120: 04090103 lb sp,64(s2)
124: 0100 addi s0,sp,128
126: 04090103 lb sp,64(s2)
12a: 0100 addi s0,sp,128
12c: 04090203 lb tp,64(s2)
130: 0100 addi s0,sp,128
132: 04090103 lb sp,64(s2)
136: 0100 addi s0,sp,128
138: 04090103 lb sp,64(s2)
13c: 0100 addi s0,sp,128
13e: 04090203 lb tp,64(s2)
142: 0100 addi s0,sp,128
144: 04090103 lb sp,64(s2)
148: 0100 addi s0,sp,128
14a: 04090203 lb tp,64(s2)
14e: 0100 addi s0,sp,128
150: 04090103 lb sp,64(s2)
154: 0100 addi s0,sp,128
156: 04090103 lb sp,64(s2)
15a: 0100 addi s0,sp,128
15c: 04090103 lb sp,64(s2)
160: 0100 addi s0,sp,128
162: 0409 addi s0,s0,2
164: 0000 unimp
166: 0101 addi sp,sp,0
Disassembly of section .debug_info:
00000000 <.debug_info>:
0: 0022 c.slli zero,0x8
2: 0000 unimp
4: 0002 c.slli64 zero
6: 0000 unimp
8: 0000 unimp
a: 0104 addi s1,sp,128
c: 0000 unimp
e: 0000 unimp
10: 10c8 addi a0,sp,100
12: 0000 unimp
14: 117c addi a5,sp,172
16: 0000 unimp
18: 0000 unimp
1a: 0000 unimp
1c: 0000002f 0x2f
20: 0088 addi a0,sp,64
22: 0000 unimp
24: 8001 c.srli64 s0
Disassembly of section .debug_abbrev:
00000000 <.debug_abbrev>:
0: 1101 addi sp,sp,-32
2: 1000 addi s0,sp,32
4: 1106 slli sp,sp,0x21
6: 1201 addi tp,tp,-32
8: 0301 addi t1,t1,0
a: 1b0e slli s6,s6,0x23
c: 250e fld fa0,192(sp)
e: 130e slli t1,t1,0x23
10: 0005 c.nop 1
...
Disassembly of section .debug_aranges:
00000000 <.debug_aranges>:
0: 001c 0x1c
2: 0000 unimp
4: 0002 c.slli64 zero
6: 0000 unimp
8: 0000 unimp
a: 0004 0x4
c: 0000 unimp
e: 0000 unimp
10: 10c8 addi a0,sp,100
12: 0000 unimp
14: 00b4 addi a3,sp,72
...
Disassembly of section .debug_str:
00000000 <.debug_str>:
0: 2e2e fld ft8,200(sp)
2: 2f2e2e2f 0x2f2e2e2f
6: 2e2e fld ft8,200(sp)
8: 722f2e2f 0x722f2e2f
c: 7369 lui t1,0xffffa
e: 672d7663 bgeu s10,s2,67a <printInt-0x986>
12: 6c2f6363 bltu t5,sp,6d8 <printInt-0x928>
16: 6269 lui tp,0x1a
18: 2f636367 0x2f636367
1c: 666e6f63 bltu t3,t1,69a <printInt-0x966>
20: 6769 lui a4,0x1a
22: 7369722f 0x7369722f
26: 642f7663 bgeu t5,sp,672 <printInt-0x98e>
2a: 7669 lui a2,0xffffa
2c: 532e lw t1,232(sp)
2e: 2f00 fld fs0,24(a4)
30: 6f68 flw fa0,92(a4)
32: 656d lui a0,0x1b
34: 2d75772f 0x2d75772f
38: 6971 lui s2,0x1c
3a: 676e flw fa4,216(sp)
3c: 312d jal fffffc66 <__heap_start+0xffffdc66>
3e: 3735 jal ffffff6a <__heap_start+0xffffdf6a>
40: 7369722f 0x7369722f
44: 672d7663 bgeu s10,s2,6b0 <printInt-0x950>
48: 756e flw fa0,248(sp)
4a: 742d lui s0,0xfffeb
4c: 636c6f6f jal t5,c6682 <__heap_start+0xc4682>
50: 6168 flw fa0,68(a0)
52: 6e69 lui t3,0x1a
54: 6975622f 0x6975622f
58: 646c flw fa1,76(s0)
5a: 672d lui a4,0xb
5c: 6e2d6363 bltu s10,sp,742 <printInt-0x8be>
60: 7765 lui a4,0xffff9
62: 696c flw fa1,84(a0)
64: 2d62 fld fs10,24(sp)
66: 67617473 csrrci s0,0x676,2
6a: 3265 jal fffffa12 <__heap_start+0xffffda12>
6c: 7369722f 0x7369722f
70: 32337663 bgeu t1,gp,39c <printInt-0xc64>
74: 752d lui a0,0xfffeb
76: 6b6e flw fs6,216(sp)
78: 6f6e flw ft10,216(sp)
7a: 652d6e77 0x652d6e77
7e: 666c flw fa1,76(a2)
80: 62696c2f 0x62696c2f
84: 00636367 0x636367
88: 20554e47 fmsub.s ft8,fa0,ft5,ft4,rmm
8c: 5341 li t1,-16
8e: 3220 fld fs0,96(a2)
90: 332e fld ft6,232(sp)
92: 2e31 jal 3ae <printInt-0xc52>
94: 0031 c.nop 12