|
|
be66fdbf96
|
upd: 完成前置作业1
|
2023-11-28 13:50:11 +00:00 |
|
|
|
aa86055a56
|
docs: 从官方库手动同步了文档更新
|
2023-11-28 11:21:42 +00:00 |
|
|
|
cf834d88ba
|
docs: 添加了需求文档，并简单设计了前端
|
2023-11-28 11:07:58 +00:00 |
|
|
|
6f290c551d
|
docs: 修复了一些细节问题
|
2023-11-28 09:17:57 +00:00 |
|
|
|
fd5606f4ab
|
docs: 完成并发相关的总体设计，准备开始确认细节合理性
|
2023-11-28 08:23:02 +00:00 |
|
|
|
04ded888bf
|
docs: 添加了一些参考资料
|
2023-11-28 07:14:58 +00:00 |
|
|
|
6b2386b092
|
upd: finish communication module design
|
2023-11-28 04:12:09 +00:00 |
|
|
|
39df598e3f
|
docs: update design
|
2023-11-28 04:01:20 +00:00 |
|
|
|
98e392f011
|
docs: 采用单进程
|
2023-11-28 00:54:47 +00:00 |
|
|
|
a51ef1add1
|
docs: add first version of general design
|
2023-11-27 15:49:14 +00:00 |
|
|
|
8bf2a83f09
|
Init
|
2023-11-27 14:43:26 +00:00 |
|
